ENGD3001 ‐ ASSIGNMENT 2

|  |  |  |
| --- | --- | --- |
| Marks Breakdown | Possible Marks | Your Marks |
| Introduction/Design Brief | /4 |  |
| Background | /6 |  |
| VHDL code for the FSM & design efficiency | /15 |  |
| VHDL code for the testbench | /10 |  |
| Comments on the code | /5 |  |
| Detailed simulation results showing all possible transitions/states | /25 |  |
| Suitable comments for the above simulation waveforms | /20 |  |
| Conclusions | /10 |  |
| Overall layout & presentation | /5 |  |
| TOTAL MARK | /100 |  |